Introduction
Although silicon carbide MOSFETs are today commercially available the SiC/SiO 2 interface still limits performance, particularly at lower voltages, from reaching its full potential. An alternative to this is to incorporate high-k dielectric insulators. Previous work has yielded moderate success with HfO 2 , Al 2 O 3 and TiO 2 amongst other materials. A reduced interface trap density is observed albeit with increased gate leakage due to reduced bandgap (although this may be mitigated by a SiO 2 buffer layer) [1] [2] [3] [4] . Fig . 1 shows the trade-off between bandgap and dielectric constant in typical oxide materials used on 4H-SiC alongside the significantly increased value achieved in this work. The best solution may be an oxide stack to utilise the natural SiO 2 oxide of SiC while getting the high-k from elsewhere, this is a similar idea to the phosphosilicate glass (PSG) method for SiC where a PSG/SiO 2 stack can give the low leakage of the SiO 2 oxide combined with an improved mobility [5] . Complex oxide stacks utilising exotic materials are becoming more common in CMOS technology and even in power electronics e.g. high-k stacks in silicon CMOS [6] . In terms of power electronics materials such as GaN and diamond, these possess no naturally occurring oxide. High-k materials have been demonstrated for GaN [7] and transition metal oxides such as MoO 3 for diamond (as well as MESFET devices) [8] [9] . So an oxide / ferroic stack may indeed provide an interesting solution for SiC FETs.
Due to the orientable polarization contribution, the polarizability of some functional oxides unit cells is far stronger than classical high-k. The dielectric constant of these materials is naturally very high and may be altered by a phase transition in the material, achieved by the application of an external electric field. This could lead to a new paradigm for scaling transistor technology allowing an 'amplification' of low gate voltage to enable very low switching pulses. In addition, functional oxides are recognised as having other important potential applications [10] . In this pioneering experiment, oxygen octahedral ABO 3 ferroic thin-films (Fig. 2) 
Results & Discussion
It is observed the functional oxide may form in either a pyrochlore or perovskite phase depending on deposition conditions. X-Ray Diffraction (XRD) analysis (Fig. 3) has shown the oxide to be in a preferential perovskite form on the Al 2 O 3 sample while pyrochlore has the predominant texture on the others, in particular on SiO 2 . This is thought to be due to a better lattice match with the Al 2 O 3 material. A SiC reference sample with no oxide deposited is also included as a comparison. In principle, the perovskite phase is more interesting as the pyrochlore does not possess switchable internal dipoles.
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Silicon Carbide and Related Materials 2016 Hysteresis polarization-voltage loops (P-V) and capacitance-voltage (C-V) characterisation are displayed in Fig. 4 for the 10nm Al 2 O 3 -ferroic oxide stack. P-V loops were performed in a Radiant LC meter where the low frequency -a low enough frequency where the internal antiparallel dipoles are able to respond. It is clear from Fig. 4 that this stack does indeed contain a polarization arising from the switchable dipoles of the perovskite structure. This is further evidenced by the hysteresis observed in the capacitance-voltage characteristic (derived from the derivative (dP/dV)) of 
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Summary
This experiment demonstrates the promise of ferroic materials for integration in to future SiC MOSFET devices to further advance this technology. The extremely high k-value yielded here potentially allows further scaling of SiC MOSFETs, SiO 2 as a gate oxide as well as having problems with interface traps is plagued by long term instability, a high-k material should be better equipped to deal with high electric fields. Further work needs to be undertaken to perfect the exact stack thickness and find the ideal conditions for deposition of the functional oxide. This will be aided by further MOS capacitor fabrication and analysis of leakage currents and interface traps before integration in to FET devices.
